

What is claimed is:

1 1. A method for transferring data between an RGB color space memory and a
2 YCrCb color space memory useful for presentation to a DCT block-computation engine, the
3 method comprising:
4 providing at least two YCrCb intermediate buffers for storing data being transferred
5 between the color space memories; and
6 using the DCT block-computation engine to access data in one of the YCrCb intermediate
7 buffers while using the other of the YCrCb intermediate buffers for data accesses of the RGB
8 color space memory.

1 2. The method of claim 1, further including providing at least two RGB intermediate
2 buffers for storing data being transferred between at least one of the YCrCb intermediate buffers
3 and the RGB color space memory.

1 3. The method of claim 1, further including converting data between the RGB color
2 space memory and the YCrCb color space memory block by block.

1 4. The method of claim 1, further including converting data between the RGB color
2 space memory and the YCrCb color space memory line by line.

1 5. The method of claim 1, further including converting data between the RGB color
2 space memory and the YCrCb color space memory word by word.

1 6. The method of claim 1, wherein the RGB data for a DCT in the YCrCb color
2 space memory is four eight by eight Y arrays, one eight by eight Cr array and one eight by eight
3 Cb array.

1 7. The method of claim 1, further including compressing the transferred data in the
2 YCrCb color space memory.

1 8. The method of claim 1, further including decompressing the data in the YCrCb
2 color space memory before using the DCT block-computation engine to access data stored in one
3 of the YCrCb intermediate buffers.

1 9. A method for transferring data from an RGB color space memory to a YCrCb
2 color space memory in a form useful for presentation to a DCT block-computation engine, the
3 method comprising:
4 accessing the RGB color space memory and, in response, asynchronously writing RGB
5 values to at least two YCrCb intermediate buffers so that one of the YCrCb intermediate buffers
6 is prepared for use by the DCT block-computation engine before the other of the YCrCb
7 intermediate buffers; and
8 using the DCT block-computation engine to process data in said one of the YCrCb
9 intermediate buffers while the other of the YCrCb intermediate buffers is storing additional RGB
10 values from the RGB color space memory.

1 10. A method for transferring data from a YCrCb color space memory to an RGB
2 color space memory, the YCrCb color space memory being in a form useful for access by a DCT
3 block-computation engine, the method comprising:

4 accessing the YCrCb color space memory and, in response, asynchronously writing
5 YCrCb values to at least two YCrCb intermediate buffers so that one of the YCrCb intermediate
6 buffers is prepared for the RGB color space memory before the other of the YCrCb intermediate
7 buffers; and

8 reading the YCrCb values from said one of the YCrCb intermediate buffers and writing
9 corresponding RGB values to the RGB color space memory while the other of the YCrCb
10 intermediate buffers is being prepared for the RGB color space memory.

1 11. A circuit arrangement for transferring data between an RGB color space memory
2 and a YCrCb color space memory useful for presentation to a DCT block-computation engine,
3 comprising:

4 at least two YCrCb intermediate buffers adapted for storing data being transferred
5 between the color space memories; and

6 means for using the DCT block-computation engine to access data in one of the YCrCb
7 intermediate buffers while using the other of the YCrCb intermediate buffers for data accesses of
8 the RGB color space memory.

12. An arrangement for transferring data from an RGB color space memory to a YCrCb color space memory in a form useful for presentation to a DCT block-computation engine, comprising:

a DCT block-computation engine;

means for accessing the RGB color space memory and, in response, asynchronously writing RGB values to at least two YCrCb intermediate buffers so that one of the YCrCb intermediate buffers is prepared for use by the DCT block-computation engine before the other of the YCrCb intermediate buffers; and

means for presenting data to the DCT block-computation engine from said one of the YCrCb intermediate buffers while the other of the YCrCb intermediate buffers is storing additional RGB values from the RGB color space memory.

13. The circuit arrangement of claim 12, further including means for converting data in the RGB color space memory to the YCrCb color space memory block by block.

14. The circuit arrangement of claim 12, further including means for converting data in the RGB color space memory to the YCrCb color space memory line by line.

15. The circuit arrangement of claim 12, further including means for converting data in the RGB color space memory to the YCrCb color space memory using word by word.

1 16. An arrangement for transferring data from a YCrCb color space memory to an
2 RGB color space memory, the YCrCb color space memory being in a form useful for access by a
3 DCT block-computation engine, the method comprising:

4 means for accessing the YCrCb color space memory and, in response, asynchronously
5 writing YCrCb values to at least two YCrCb intermediate buffers so that one of the YCrCb
6 intermediate buffers is prepared for the RGB color space memory before the other of the YCrCb
7 intermediate buffers; and

8 means for reading the YCrCb values from said one of the YCrCb intermediate buffers
9 and writing corresponding RGB values to the RGB color space memory while the other of the
10 YCrCb intermediate buffers is being prepared for the RGB color space memory.

1 17. A circuit arrangement for transferring data between an RGB color space memory
2 and a YCrCb color space memory useful for presentation to a DCT block-computation engine,
3 comprising:

4 a DCT block-computation engine;
5 at least two YCrCb intermediate buffers for storing data being transferred between the
6 color space memories; and
7 logic circuitry adapted to communicate data between the DCT block-computation engine
8 data and one of the YCrCb intermediate buffers while using the other of the YCrCb intermediate
9 buffers for data accesses of the RGB color space memory.

1 18. The circuit arrangement of claim 17, further including a processor programmed to
2 convert data in the RGB color space memory to the YCrCb color space memory block by block.

1 19. The circuit arrangement of claim 17, further including a processor programmed to
2 convert data in the RGB color space memory to the YCrCb color space memory line by line.

1 20. The circuit arrangement of claim 17, further including a processor programmed to
2 convert data in the RGB color space memory to the YCrCb color space memory using word by
3 word.

1 21. The circuit arrangement of claim 17, further including an RGB intermediate
2 buffer for storing data being transferred between at least one of the YCrCb intermediate buffers
3 and the RGB color space memory.

1 22. The circuit arrangement of claim 17, further including a second RGB intermediate
2 buffer for storing data being transferred between at least one of the YCrCb intermediate buffers
3 and the RGB color space memory.

1 23. The circuit arrangement of claim 17, further including an SDRAM configured and
2 arranged to present RGB values from the RGB color space memory to the YCrCb intermediate
3 buffers in multi-byte bursts.

1 24. The circuit arrangement of claim 17, further including an SDRAM configured and
2 arranged to present RGB values from the RGB color space memory to the YCrCb intermediate
3 buffers in multi-byte bursts.

1 25. The circuit arrangement of claim 17, wherein said at least two YCrCb
2 intermediate buffers for storing data being transferred between the color space memories
3 includes a Y intermediate buffer, a Cr intermediate buffer, and a Cb intermediate buffer.

1 26. The circuit arrangement of claim 17, wherein the logic circuitry includes an
2 address calculator adapted to generate selected addresses for RGB values in the RGB color space
3 memory, the selected addresses for the RGB values corresponding to noncontiguous memory
4 locations in the RGB color space memory.

1 27. An arrangement for transferring data from an RGB color space memory to a
2 YCrCb color space memory in a form useful for presentation to a DCT block-computation
3 engine, the method comprising:
4 a DCT block-computation engine;
5 logic circuitry configured and arranged for accessing the RGB color space memory and,
6 in response, asynchronously writing RGB values to at least two YCrCb intermediate buffers so
7 that one of the YCrCb intermediate buffers is prepared for use by the DCT block-computation
8 engine before the other of the YCrCb intermediate buffers; and
9 a programmed processor circuit adapted to present to the DCT block-computation engine
10 data in said one of the YCrCb intermediate buffers while the other of the YCrCb intermediate
11 buffers is storing additional RGB values from the RGB color space memory.

